## **Contents**

	Foreword Preface Acknowledgments			
Chapter 1	Fundamentals of Quantitative Design and Analysis			
	<ul> <li>1.1 Introduction</li> <li>1.2 Classes of Computers</li> <li>1.3 Defining Computer Architecture</li> <li>1.4 Trends in Technology</li> <li>1.5 Trends in Power and Energy in Integrated Circuits</li> <li>1.6 Trends in Cost</li> <li>1.7 Dependability</li> <li>1.8 Measuring, Reporting, and Summarizing Performance</li> <li>1.9 Quantitative Principles of Computer Design</li> <li>1.10 Putting It All Together: Performance, Price, and Power</li> <li>1.11 Fallacies and Pitfalls</li> <li>1.12 Concluding Remarks</li> <li>1.13 Historical Perspectives and References</li> <li>Case Studies and Exercises by Diana Franklin</li> </ul>	17 17 27 27 33 36 44 52 55 59 6		
Chapter 2	Memory Hierarchy Design			
	<ul> <li>2.1 Introduction</li> <li>2.2 Ten Advanced Optimizations of Cache Performance</li> <li>2.3 Memory Technology and Optimizations</li> <li>2.4 Protection: Virtual Memory and Virtual Machines</li> <li>2.5 Crosscutting Issues: The Design of Memory Hierarchies</li> <li>2.6 Putting It All Together: Memory Hierachies in the ARM Cortex-A8 and Intel Core i7</li> <li>2.7 Fallacies and Pitfalls</li> </ul>	72 78 90 102 113 113		

	2.8	Concluding Remarks: Looking Ahead	129			
	2.9	Historical Perspective and References  Case Studies and Eversises by Norman P. Jounni	131			
		Case Studies and Exercises by Norman P. Jouppi, Naveen Muralimanohar, and Sheng Li	131			
		Naveer Muralimational, and Sherig Li	131			
Chapter 3	Instruction-Level Parallelism and Its Exploitation					
	3.1	Instruction-Level Parallelism: Concepts and Challenges	148			
	3.2	Basic Compiler Techniques for Exposing ILP	156			
	3.3	Reducing Branch Costs with Advanced Branch Prediction	162			
	3.4	Overcoming Data Hazards with Dynamic Scheduling	167			
	3.5	Dynamic Scheduling: Examples and the Algorithm	176			
	3.6	Hardware-Based Speculation	183			
	3.7	Exploiting ILP Using Multiple Issue and Static Scheduling	192			
	3.8	Exploiting ILP Using Dynamic Scheduling, Multiple Issue, and				
		Speculation	197			
	3.9	Advanced Techniques for Instruction Delivery and Speculation	202			
	3.10		213			
		Cross-Cutting Issues: ILP Approaches and the Memory System	221			
	3.12	Multithreading: Exploiting Thread-Level Parallelism to Improve	222			
	2 12	Uniprocessor Throughput  Dutting It All Tagethers The Intel Care i7 and ARM Cortey, AR	223			
		Putting It All Together: The Intel Core i7 and ARM Cortex-A8 Fallacies and Pitfalls	233 241			
		Concluding Remarks: What's Ahead?	245			
		Historical Perspective and References	247			
	3.10	Case Studies and Exercises by Jason D. Bakos and Robert P. Colwell	247			
		case stadies and Exercises by sason bi bands and noveren earner	,			
Chapter 4	Data-Level Parallelism in Vector, SIMD, and GPU Architectures					
	4.1	Introduction	262			
	4.2	Vector Architecture	264			
	4.3	SIMD Instruction Set Extensions for Multimedia	282			
	4.4	Graphics Processing Units	288			
	4.5	Detecting and Enhancing Loop-Level Parallelism	315			
	4.6	Crosscutting Issues	322			
	4.7	Putting It All Together: Mobile versus Server GPUs	222			
	4.0	and Tesla versus Core i7	323			
	4.8 4.9	Fallacies and Pitfalls Concluding Pomarks	330 332			
	4.10	Concluding Remarks Historical Perspective and References	334			
	4.10	Case Study and Exercises by Jason D. Bakos	334			
		case study and Exercises by Jason D. bands	33 <sup>-</sup> 1			
Chapter 5	Thr	ead-Level Parallelism				
	5.1	Introduction	344			
	5.2	Centralized Shared-Memory Architectures	351			
	5.3	Performance of Symmetric Shared-Memory Multiprocessors	366			

	5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11	Distributed Shared-Memory and Directory-Based Coherence Synchronization: The Basics Models of Memory Consistency: An Introduction Crosscutting Issues Putting It All Together: Multicore Processors and Their Performance Fallacies and Pitfalls Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Amr Zaky and David A. Wood	378 386 392 395 400 405 409 412 412
Chapter 6		ehouse-Scale Computers to Exploit Request-Level and a-Level Parallelism	
	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10	Introduction Programming Models and Workloads for Warehouse-Scale Computers Computer Architecture of Warehouse-Scale Computers Physical Infrastructure and Costs of Warehouse-Scale Computers Cloud Computing: The Return of Utility Computing Crosscutting Issues Putting It All Together: A Google Warehouse-Scale Computer Fallacies and Pitfalls Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Parthasarathy Ranganathan	432 436 441 446 455 461 464 471 475 476
Appendix A	Insti	ruction Set Principles	
	A.1 A.2 A.3 A.4 A.5 A.6 A.7 A.8 A.9 A.10 A.11	Concluding Remarks	A-2 A-13 A-14 A-16 A-21 A-24 A-32 A-39 A-45 A-47
Appendix B	Revi	iew of Memory Hierarchy	
	B.1 B.2 B.3	Introduction Cache Performance Six Basic Cache Optimizations	B-2 B-16 B-22

	B.4 B.5 B.6 B.7 B.8	Virtual Memory Protection and Examples of Virtual Memory Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Exercises by Amr Zaky	B-40 B-49 B-57 B-59 B-60	
Appendix C	Pipe	lining: Basic and Intermediate Concepts		
	C.1 C.2 C.3 C.4 C.5 C.6 C.7 C.8 C.9 C.10	Introduction The Major Hurdle of Pipelining—Pipeline Hazards How Is Pipelining Implemented? What Makes Pipelining Hard to Implement? Extending the MIPS Pipeline to Handle Multicycle Operations Putting It All Together: The MIPS R4000 Pipeline Crosscutting Issues Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Updated Exercises by Diana Franklin	C-2 C-11 C-30 C-43 C-51 C-61 C-70 C-80 C-81 C-81	
	Onlii	ne Appendices		
Appendix D	Stora	age Systems		
Appendix E	Embedded Systems By Thomas M. Conte			
Appendix F	Inter	rconnection Networks		
	Revise	ed by Timothy M. Pinkston and José Duato		
Appendix G	Vector Processors in More Depth Revised by Krste Asanovic			
Appendix H Appendix I Appendix J	Hardware and Software for VLIW and EPIC Large-Scale Multiprocessors and Scientific Applications Computer Arithmetic by David Goldberg			
Appendix K	Surv	vey of Instruction Set Architectures		
Appendix L	Historical Perspectives and References			
	Refe	rences	R-1	
	Inde	×	I-1	