CONTENTS

Contents	V		
List of Figures			
List of Tables			
Preface			
Acknowledgments			
1. INTRODUCTION	1		
1.1 Book Motivation and Objectives	1		
1.2 Book Organization	4		
2. DESIGN OF PROCESSOR-BASED SOC	7		
2.1 Integrated Circuits Technology	7		
2.2 Embedded Core-Based System-on-Chip Design	8		
2.3 Embedded Processors in SoC Architectures	_11		
3. TESTING OF PROCESSOR-BASED SOC	_21		
3.1 Testing and Design for Testability	_21		
3.2 Hardware-Based Self-Testing	_32		
3.3 Software-Based Self-Testing	41		
3.4 Software-Based Self-Test and Test Resource Partitioning	46		
3.5 Why is Embedded Processor Testing Important?	48		
3.6 Why is Embedded Processor Testing Challenging?	49		
4. PROCESSOR TESTING TECHNIQUES	55		
4.1 Processor Testing Techniques Objectives	55		
4.1.1 External Testing versus Self-Testing	56		
4.1.2 DfT-based Testing versus Non-Intrusive Testing	57		
4.1.3 Functional Testing versus Structural Testing	58		
4.1.4 Combinational Faults versus Sequential Faults Testing	_59		
4.1.5 Pseudorandom versus Deterministic Testing	_60		
4.1.6 Testing versus Diagnosis	_62		
4.1.7 Manufacturing Testing versus On-line/Field Testing	_63		
4.1.8 Microprocessor versus DSP Testing	_63		
4.2 Processor Testing Literature	_64		
4.2.1 Chronological List of Processor Testing Research	_64		
4.2.2 Industrial Microprocessors Testing	_78		
4.3 Classification of the Processor Testing Methodologies	_78		
5. SOFTWARE-BASED PROCESSOR SELF-TESTING			
5.1 Software-based self-testing concept and flow	_82		
5.2 Software-based self-testing requirements	_87		
5.2.1 Fault coverage and test quality	_88		
5.2.2 Test engineering effort for self-test generation	_90		

	5.2	2.3	Test application time	91
	5.2	2.4	A new self-testing efficiency measure	96
	5.2	2.5	Embedded memory size for self-test execution	97
	5.2	2.6	Knowledge of processor architecture	98
	5.2		Component based self-test code development	99
	5.3	So	ftware-based self-test methodology overview	100
	5.4	Pro	ocessor components classification	107
	5.4	.1	Functional components	108
	5.4	.2	Control components	111
		.3	Hidden components	112
	5.5	Pro	ocessor components test prioritization	113
		.1		115
	5.5	.2	Component accessibility and ease of test	117
	5.5	.3	Components' testability correlation	119
	5.6	Co	mponent operations identification and selection	121
	5.7	Op	erand selection	124
		.1		125
		.2	Self-test routine development: pseudorandom	133
		.3		
	5.7		Self-test routine development: style selection	
	5.8	Tes	st development for processor components	
	5.8	.1	Test development for functional components	
	5.8		Test development for control components	
		.3	Test development for hidden components	143
	5.9	Tes	st responses compaction in software-based self-testing	146
	5.10	(Optimization of self-test routines	148
	5.1	0.1	"Chained" component testing	149
	5.1	0.2	"Parallel" component testing	152
	5.11	5	Software-based self-testing automation	153
. C	ASE ST	rud	DIES – EXPERIMENTAL RESULTS	157
			wan processor core	
	6.1		Software-based self-testing of Parwan	
			sma/MIPS processor core	160
		.1		
			ister/MIPS reconfigurable processor core	168
	6.3	.1	Software-based self-testing of Meister/MIPS	170
	6.4		n processor core	171
		.1		
	6.5		051 microcontroller core	173
	6.5		Software-based self-testing of oc8051	175
			SC-MCU microcontroller core	176
			Software-based self-testing of RISC-MCII	177

	61 DOD 6	
6.7	oc54x DSP Core	178
6.	7.1 Software-based self-testing of oc54x	179
6.8	Compaction of test responses	181
6.9	Summary of Benchmarks	181
7. PROCE	SSOR-BASED TESTING OF SOC	185
7.1	The concept	185
7.	1.1 Methodology advantages and objectives	188
7.2	Literature review	190
7.3	Research focus in processor-based SoC testing	193
8. CONCL	USIONS	195
References	Made principal Arthurson and suppression and a few sections of the section of the	197
	the Comment of Consequence of the Consequence of th	213
About the	Authors	217