
Contents

1	Introduction to Digital Integrated Circuits	1
1.1	The Technological Revolution	1
1.2	Electrical Properties of Digital Integrated Circuits	3
1.2.1	Logic Function	6
1.2.2	Voltage Transfer Characteristics	9
1.2.3	Fan-In and Fan-Out	11
1.2.4	Dissipation.....	12
1.2.5	Transient Characteristics	13
1.2.6	Power Delay Product	15
1.3	Logic Families.....	16
1.4	Computer-Aided Design and Verification.....	17
1.5	Fabrication.....	18
1.5.1	CMOS Process	20
1.5.2	Silicon on Insulator (SOI)	22
1.5.3	Bipolar Process	24
1.5.4	GaAs E/D MESFET Process.....	26
1.6	Testing and Yield	30
1.7	Packaging	32
1.8	Reliability	33
1.9	Burn-In and Accelerated Testing.....	36
1.10	Staying Current in the Field	37
1.11	Summary	37
	Problems	41
	References.....	41
2	Semiconductor Materials	45
2.1	Introduction	45
2.2	Crystal Structure	45
2.3	Energy Bands.....	47
2.4	Carrier Concentrations.....	49
2.5	Lifetime.....	52
2.6	Current Transport	54
2.7	Carrier Continuity Equations	56
2.8	Poisson's Equation.....	57
2.9	Dielectric Relaxation Time	58
2.10	Summary	58
	Problems	60
	References.....	60

3	Diodes	61
3.1	Introduction	61
3.2	Zero Bias (Thermal Equilibrium)	62
3.3	Forward Bias.....	67
	3.3.1 Short-Base n^+ - p Diode	69
	3.3.2 Long-Base n^+ - p Diode.....	71
3.4	Reverse Bias	71
	3.4.1 Reverse Leakage.....	71
	3.4.2 Reverse Breakdown	72
3.5	Switching Transients	73
	3.5.1 Charge Control Model	74
	3.5.2 Turn-Off Transient.....	75
	3.5.3 Turn-On Transient.....	76
3.6	Metal-Semiconductor Diode.....	77
3.7	SPICE Models.....	78
3.8	Integrated Circuit Diodes	79
3.9	PSPICE Simulations.....	80
	3.9.1 DC Characteristics	80
	3.9.2 Effect of Series Resistance.....	81
	3.9.3 Effect of Emission Coefficient	81
	3.9.4 Temperature Behavior	82
3.10	Summary	84
	Laboratory Exercises	86
	Problems.....	86
	References.....	87
4	Bipolar Junction Transistors	89
4.1	Introduction	89
4.2	The Bipolar Junction Transistor in Equilibrium	89
4.3	DC Operation of the Bipolar Junction Transistor.....	90
	4.3.1 Cutoff Operation	91
	4.3.2 Forward Active Operation.....	91
	4.3.2.1 Collector Current.....	92
	4.3.2.2 Current Gain	93
	4.3.2.3 Transit Time.....	97
	4.3.2.4 Approximate Analysis	98
	4.3.3 Reverse Active Operation.....	98
	4.3.4 Saturation Operation	99
4.4	Ebers-Moll Model.....	101
4.5	SPICE Model.....	102
4.6	Integrated Bipolar Junction Transistors	105
4.7	PSPICE Simulations.....	106
	4.7.1 Common Emitter Characteristics	107
	4.7.2 Base-Emitter Voltage for Forward Active Operation	107
	4.7.3 Collector-Emitter Voltage for Saturation Operation.....	109
4.8	Summary	109

Laboratory Exercises	111
Problems	111
References.....	113
5 Transistor-Transistor Logic	115
5.1 Introduction	115
5.2 Circuit Evolution.....	115
5.3 Using Kirchhoff's Voltage Law (KVL) in TTL Circuits.....	123
5.4 Voltage Transfer Characteristic.....	125
5.5 Dissipation	128
5.6 Fan-Out.....	132
5.7 Propagation Delays	135
5.7.1 Unloaded Transistor Inverter.....	136
5.7.2 Loaded Transistor Inverter	142
5.7.3 Loaded TTL Inverter	144
5.8 Logic Design.....	148
5.9 Schottky TTL	151
5.9.1 Schottky Clamping	152
5.9.2 Pseudo Darlington Pull-Up Subcircuit.....	154
5.9.3 Squaring Subcircuit.....	155
5.9.4 74S Schottky TTL (STTL)	155
5.9.5 74LS Low-Power Schottky TTL (LSTTL)	162
5.9.6 74ALS Advanced Low-Power Schottky TTL (ALSTTL).....	163
5.9.7 74F Fairchild Advanced Schottky TTL (FAST).....	164
5.9.8 74AS Advanced Schottky TTL (ASTTL).....	165
5.10 PSPICE Simulations: BJT Inverter.....	166
5.10.1 Voltage Transfer Characteristic	166
5.10.2 Propagation Delays.....	168
5.11 PSPICE Simulations: TTL	168
5.11.1 Voltage Transfer Characteristic	169
5.11.2 DC Dissipation	169
5.11.3 Input Current.....	169
5.11.4 Output Current.....	170
5.11.5 Propagation Delays.....	170
5.12 PSPICE Simulations: LSTTL	171
5.12.1 Voltage Transfer Characteristic	172
5.12.2 Propagation Delays.....	173
5.13 Summary	174
Laboratory Exercises	180
Problems	187
References.....	206
6 Emitter-Coupled Logic	207
6.1 Introduction	207
6.2 Circuit Evolution.....	208
6.3 Using Kirchhoff's Voltage Law with ECL Circuits	211

6.4	Voltage Transfer Characteristic	212
6.5	Dissipation	218
6.6	Propagation Delays	221
	6.6.1 Unloaded Case	222
	6.6.2 Lumped RC Load.....	223
6.7	Logic Design	224
6.8	Temperature Effects in ECL	227
6.9	ECL Circuit Families	228
6.10	Active Pull-Down ECL (APD ECL).....	232
	6.10.1 AC-Coupled Active Pull-Down ECL (AC-APD ECL)	233
	6.10.2 Level-Sensitive Active Pull-Down ECL (LS-APD ECL)	234
6.11	Low-Voltage ECL (LV-ECL)	234
6.12	PSPICE Simulations.....	236
	6.12.1 Voltage Transfer Characteristic	236
	6.12.2 Temperature Effects	237
	6.12.3 Propagation Delays.....	237
	6.12.4 Level-Sensitive Active Pull-Down ECL.....	239
6.13	Summary	241
	Laboratory Exercises	245
	Problems	248
	References.....	253
7	Field-Effect Transistors	255
7.1	Introduction	255
	7.1.1 Metal Oxide–Semiconductor Field-Effect Transistor (MOSFET)	255
	7.1.2 Junction Field-Effect Transistor (JFET)	256
	7.1.3 Metal–Semiconductor Field-Effect Transistor (MESFET)	258
7.2	MOS Capacitor	258
7.3	MOSFET Threshold Voltage.....	261
7.4	Long-Channel MOSFET Operation	264
	7.4.1 MOSFET Cutoff Operation.....	266
	7.4.2 MOSFET Linear Operation.....	266
	7.4.3 MOSFET Saturation Operation.....	269
	7.4.4 MOSFET Subthreshold Operation.....	270
	7.4.5 Transit Time.....	272
7.5	Short-Channel MOSFETs	274
	7.5.1 The Short-Channel Effect.....	274
	7.5.2 Channel Length Modulation.....	275
	7.5.3 Velocity Saturation	276
	7.5.4 Transit Time in Short-Channel MOSFETs	276
7.6	MOSFET SPICE Models	277
7.7	Integrated MOSFETs	279
7.8	PSPICE Simulations.....	280
7.9	Summary	282

Laboratory Exercises	284
Problems.....	284
References.....	286
8 NMOS Logic.....	287
8.1 Introduction	287
8.2 Circuit Evolution.....	287
8.3 Voltage Transfer Characteristic.....	288
8.4 Dissipation	296
8.5 Propagation Delays	298
8.6 Fan-Out.....	301
8.7 Logic Design.....	303
8.8 PSPICE Simulations.....	307
8.8.1 Voltage Transfer Characteristic	308
8.8.2 Propagation Delays.....	309
8.9 Summary	310
Laboratory Exercises	312
Problems.....	315
Reference	319
9 CMOS Logic	321
9.1 Introduction	321
9.2 Voltage Transfer Characteristic.....	322
9.2.1 n-MOSFET Cutoff, p-MOSFET Linear.....	322
9.2.2 n-MOSFET Saturated, p-MOSFET Linear.....	322
9.2.3 Both MOSFETs Saturated	323
9.2.4 n-MOSFET Linear, p-MOSFET Saturated	324
9.2.5 n-MOSFET Linear, p-MOSFET Cutoff.....	324
9.2.6 Summary of Voltage Transfer Characteristic.....	324
9.3 Short-Circuit Current in CMOS	326
9.4 Propagation Delays	329
9.5 Dissipation	332
9.5.1 Capacitance Switching Dissipation.....	332
9.5.2 Short-Circuit Dissipation	333
9.5.3 Leakage Current Dissipation	335
9.6 Fan-Out.....	338
9.7 Logic Design.....	339
9.8 4000 Series CMOS.....	342
9.9 74HCxx Series CMOS	345
9.10 Buffered CMOS	349
9.11 Pseudo NMOS.....	354
9.12 Dynamic CMOS	356
9.13 Domino Logic.....	361
9.14 Latch-Up in CMOS.....	362
9.15 Static Discharge in CMOS.....	364

9.16	Scaling of CMOS.....	365
9.16.1	Full Scaling of CMOS.....	365
9.16.2	Constant Voltage Scaling of CMOS	366
9.17	PSPICE Simulations.....	367
9.17.1	Voltage Transfer Characteristic	368
9.17.2	Short-Circuit Current.....	368
9.17.3	Propagation Delays.....	369
9.17.4	Ring Oscillator	371
9.17.5	Logic Function.....	372
9.17.6	Dynamic CMOS.....	373
9.18	Summary	375
	Laboratory Exercises	378
	Problems.....	383
	References.....	388
10	Low-Power CMOS Logic	391
10.1	Introduction	391
10.2	Low-Voltage CMOS	392
10.3	Multiple Voltage CMOS.....	394
10.4	Dynamic Voltage Scaling.....	396
10.5	Active Body Biasing	397
10.6	Multiple Threshold CMOS.....	400
10.7	Adiabatic Logic	403
10.8	Silicon-on-Insulator (SOI).....	407
10.8.1	SOI Technologies: SIMOX and Wafer Bonding.....	408
10.8.2	SOI MOSFETs: Fully Depleted or Partially Depleted.....	412
10.8.3	SOI for Low-Power CMOS.....	413
10.9	Summary	415
	Problems.....	418
	References.....	419
11	BiCMOS Logic	423
11.1	Introduction	423
11.2	Voltage Transfer Characteristic.....	423
11.3	Propagation Delays	425
11.4	Rail-to-Rail BiCMOS.....	429
11.5	Logic Design.....	431
11.6	PSPICE Simulations.....	432
11.6.1	Voltage Transfer Characteristic.....	432
11.6.2	Propagation Delays.....	433
11.7	Summary	436
	Laboratory Exercises	439
	Problems.....	442
	References.....	447

12	GaAs Direct-Coupled FET Logic	449
12.1	Introduction	449
12.2	Gallium Arsenide vs. Silicon	449
12.3	Gallium Arsenide MESFET	451
12.4	Metal–Semiconductor Junction	451
12.5	MESFET Pinch-Off Voltage	452
12.6	Long-Channel MESFET Operation	454
	12.6.1 MESFET Cutoff Operation	454
	12.6.2 MESFET Linear Operation	454
	12.6.3 MESFET Saturation Operation	456
	12.6.4 Transit Time.....	456
12.7	Short-Channel MESFETs.....	457
	12.7.1 Field-Dependent Mobility	457
	12.7.2 Transit Time in Short-Channel MESFETs.....	458
	12.7.3 Channel Length Modulation.....	458
12.8	The Curtice Model for the MESFET	459
12.9	MESFET SPICE Model.....	462
12.10	Integrated MESFETs	463
12.11	Direct-Coupled FET Logic (DCFL)	464
	12.11.1 Voltage Transfer Characteristic	465
	12.11.2 Dissipation.....	468
	12.11.3 Propagation Delays.....	468
	12.11.4 Logic Design	469
12.12	PSPICE Simulations.....	470
	12.12.1 GaAs MESFET Characteristics.....	471
	12.12.2 DCFL Voltage Transfer Characteristic	471
	12.12.3 DCFL Propagation Delays	472
12.13	Summary	473
	Problems.....	476
	References.....	479
13	Interfacing between Digital Logic Circuits.....	481
13.1	Introduction	481
13.2	Level-Shifting Circuits	481
	13.2.1 ECL to TTL.....	482
	13.2.2 TTL to ECL.....	483
	13.2.3 High-Voltage CMOS to Low-Voltage CMOS	483
	13.2.4 Low-Voltage CMOS to High-Voltage CMOS	486
	13.2.5 TTL to CMOS.....	487
	13.2.6 CMOS to TTL.....	487
13.3	Wired Logic.....	488
13.4	Transmission Gates.....	490
13.5	Tri-State Logic.....	490
13.6	PSPICE Simulations.....	494

13.6.1	ECL-to-TTL Level Translator.....	494
13.6.2	TTL-to-ECL Level Translator.....	496
13.6.3	Tri-State TTL Inverter.....	496
13.6.4	Tri-State CMOS Inverter.....	497
13.7	Summary.....	499
	Laboratory Exercises.....	502
	Problems.....	505
	References.....	507

14	Interconnect.....	509
14.1	Introduction.....	509
14.2	Capacitance of Interconnect.....	510
14.3	Resistance of Interconnect.....	513
14.4	Inductance of Interconnect.....	517
14.5	Lumped Capacitance Model.....	518
14.6	Distributed Models.....	518
14.7	Transmission Line Model.....	521
14.8	Special Problems in Interconnect Design.....	525
14.8.1	Cross Talk.....	525
14.8.2	Polysilicon Interconnect.....	527
14.8.3	Clock Distribution.....	529
14.8.4	Power Distribution.....	529
14.9	PSPICE Simulations.....	530
14.9.1	Distributed RC Lines.....	531
14.9.2	Branched RC Lines.....	532
14.9.3	Transmission Lines.....	533
14.10	Summary.....	536
	Problems.....	538
	References.....	540

15	Bistable Circuits.....	543
15.1	Introduction.....	543
15.2	RS Latch.....	545
15.3	RS Flip-Flop.....	547
15.4	JK Flip-Flop.....	547
15.5	Other Flip-Flops.....	550
15.6	Schmitt Triggers.....	551
15.6.1	Emitter-Coupled Schmitt Trigger.....	553
15.6.2	CMOS Schmitt Trigger.....	556
15.7	PSPICE Simulations.....	561
15.7.1	Emitter-Coupled Schmitt Trigger.....	563
15.7.2	TTL Schmitt Trigger.....	564
15.7.3	CMOS Schmitt Trigger.....	565
15.8	Summary.....	566

Laboratory Exercises	568
Problems.....	570
References.....	576

16 Digital Memories.....	577
16.1 Introduction	577
16.2 Static Random Access Memory (SRAM)	579
16.3 Dynamic Random Access Memory (DRAM).....	583
16.4 Read-Only Memory (ROM)	585
16.5 Programmable Read-Only Memory (PROM)	589
16.6 Erasable Programmable Read-Only Memory (EPROM).....	591
16.7 Electrically Erasable Programmable Read-Only Memory (EEPROM).....	593
16.8 Flash Memory.....	595
16.9 Access Times in Digital Memories	596
16.10 Emerging Memory Concepts.....	597
16.11 Summary	601
Problems.....	603
References.....	603

17 Design and Layout	607
17.1 Introduction	607
17.2 Photolithography and Masks	607
17.3 Layout and Design Rules	610
17.3.1 Minimum Linewidths and Spacings.....	612
17.3.2 Contacts and Vias.....	614
17.3.3 MOSFETs	614
17.3.4 Bipolar Transistors	615
17.3.5 Resistors.....	617
17.4 Physical Design of CMOS Circuits	618
17.5 VLSI Design Principles	619
17.6 Summary	625
Problems.....	630
References.....	632

18 Integrated Circuit Packages.....	635
18.1 Introduction	635
18.2 Package Types	635
18.2.1 Through-Hole Packages	636
18.2.2 Surface Mount Packages.....	637
18.2.3 Chip-Scale Packages	639
18.2.4 Bare Die	639
18.2.5 Multichip Modules	639
18.2.6 Trends in Package Types.....	642

18.3	General Considerations	643
18.3.1	Electrical Considerations	644
18.3.2	Thermal Considerations	647
18.3.3	Chemical Considerations	649
18.3.4	Mechanical Considerations	649
18.4	Packaging Processes and Materials	651
18.4.1	Wire-Bond Process	651
18.4.2	Flip-Chip Process	653
18.5	Summary	656
	Problems	659
	References	659

Appendix A

Properties of Si and GaAs at 300 K	663
--	-----

Appendix B

Design Rules, Constants, Symbols, and Definitions	665
---	-----

B.1	Design Rules	665
B.2	Constants	665
B.3	Symbols	665
B.4	Definitions	670

Index	673
-------------	-----