
Contents

Preface	xi
Acknowledgments	xv
Nomenclature	xvii

Chapter 1. Low-Power CMOS VLSI Design	1
1.1 Introduction	1
1.2 Sources of Power Dissipation	2
1.3 Static Power Dissipation	3
1.3.1 Transistor leakage mechanisms	3
1.3.2 Channel engineering for leakage reduction	25
1.4 Active Power Dissipation	31
1.4.1 Short-circuit dissipation	32
1.4.2 Switching dissipation	34
1.5 Conclusions	37
Chapter 2. Circuit Techniques for Low-Power Design	41
2.1 Introduction	41
2.2 Designing for Low-Power	41
2.3 Circuit Techniques for Leakage Power Reduction	43
2.3.1 Standby leakage control using transistor stacks (self reverse bias)	45
2.3.2 Multiple V_{th} techniques	46
2.3.3 Dynamic V_{th} technique	53
2.3.4 Supply voltage scaling technique	54
2.3.5 Leakage reduction techniques for cache (SRAM)	56
2.4 Conclusions	60
Chapter 3. Low-Voltage Low-Power Adders	63
3.1 Introduction	63
3.2 Standard Adder Cells	64
3.2.1 Half adders	64
3.2.2 Full adders and their various schematic configurations	65

3.3	CMOS Adder's Architectures	72
3.3.1	Ripple Carry Adders (RCA)	72
3.3.2	Carry Look-Ahead Adders (CLA)	75
3.3.3	Carry Select Adders (CSL)	81
3.3.4	Carry Save Adders (CSA)	83
3.3.5	Carry Skip Adders (CSK)	85
3.3.6	Conditional Sum Adders (COS)	87
3.3.7	Performance evaluation of various adder architectures	89
3.4	BiCMOS Adder	90
3.4.1	PT-BiCMOS Gate	90
3.5	Low-Voltage Low-Power Design Techniques	95
3.5.1	Trends of technology and power supply voltage	95
3.5.2	Low-voltage low-power logic styles	96
3.6	Current-Mode Adders	100
3.6.1	Current-Mode CMOS Adders using multiple-valued logic	100
3.6.2	Residue adders based on binary adders	107
3.6.3	Fast addition using the new Signed-Digit number system	112
3.7	Conclusions	115
Chapter 4. Low-Voltage Low-Power Multipliers		119
4.1	Introduction	119
4.2	Overview of Multiplication	119
4.2.1	Unsigned multiplication	120
4.2.2	Shift/add multiplication algorithms	121
4.2.3	Multiplication of signed numbers	122
4.3	Types of Multiplier Architectures	122
4.3.1	Serial multipliers	123
4.3.2	Parallel multipliers	123
4.3.3	Serial-parallel multipliers	123
4.4	Braun Multiplier	124
4.4.1	Architecture of Braun multiplier	125
4.4.2	Performance of Braun multiplier	125
4.4.3	Speed consideration	125
4.4.4	Enhanced Braun multiplier	127
4.5	Baugh-Wooley Multiplier	127
4.5.1	Architecture of Baugh-Wooley multiplier	127
4.5.2	Algorithm of Baugh-Wooley multiplier	128
4.5.3	2's complement number system	131
4.5.4	Performance consideration	131
4.6	Booth Multiplier	131
4.6.1	Booth's algorithm	133
4.6.2	Standard radix-2 Booth multiplication rules	134
4.6.3	Modified Booth algorithm	135
4.6.4	Booth encoder	137
4.7	Wallace Tree Multiplier	139
4.7.1	4:2 compressors	140
4.7.2	Wallace tree construction	143
4.8	Conclusions	145
Chapter 5. Low-Voltage Low-Power Read-Only Memories		147
5.1	Introduction	147

5.2	Types of ROM	148
5.2.1	Standard ROM	149
5.2.2	Mask-programmed ROM (MROM)	149
5.2.3	Programmable ROM (PROM)	150
5.2.4	Floating gate memory arrays	150
5.3	Basic Physics of Floating Gate Nonvolatile Devices	151
5.3.1	Hot carrier injection	151
5.3.2	Fowler-Nordheim (F-N) tunneling	154
5.3.3	Ultraviolet light erase	155
5.4	Floating Gate Memories	156
5.4.1	Erasable programmable ROM (EPROM)	156
5.4.2	Electrically erasable programmable ROM (EEPROM)	158
5.4.3	Flash memory	161
5.5	Basics of ROM	163
5.5.1	Chip architecture	163
5.5.2	ROM cell arrays	164
5.6	Low-Power ROM Technology	167
5.6.1	Sources of power dissipation	167
5.6.2	Low-power techniques at architecture level	169
5.6.3	Low-power techniques at circuit level	170
5.7	Future Trend and Development of ROMs	171
5.8	Conclusions	173
Chapter 6.	Low-Voltage Low-Power Static Random-Access Memories	177
6.1	Introduction	177
6.2	Basics of SRAM	178
6.3	Memory Cell	181
6.3.1	The race between 6T and 4T memory cells	181
6.3.2	Low-voltage low-power (LVLP) SRAM cell designs	185
6.4	Precharge and Equalization Circuit	192
6.5	Decoder	193
6.5.1	Dynamic decoder	194
6.5.2	Static decoder	195
6.6	Address Transition Detection (ATD)	198
6.7	Sense Amplifier	198
6.7.1	Voltage sense amplifier	199
6.7.2	Current sense amplifier	201
6.8	Output Latch	206
6.9	Low-Power SRAM Technologies	207
6.9.1	Sources of SRAM power	207
6.9.2	Development of low-power circuit techniques	208
6.10	Future Trend and Development of SRAM	212
6.11	Conclusions	213
Chapter 7.	Low-Voltage Low-Power Dynamic Random-Access Memories	217
7.1	Introduction	217
7.2	Types of DRAM	218
7.2.1	Conventional DRAM	218
7.2.2	Fast Page Mode DRAM (FPM DRAM)	219

7.2.3	Enhanced DRAM (EDRAM)	219
7.2.4	Extended Data Out DRAM (EDO DRAM)	219
7.2.5	Burst Extended Data Output DRAM (BEDO DRAM)	220
7.2.6	Synchronous DRAM (SDRAM)	221
7.2.7	Enhanced Synchronous DRAM (ESDRAM)	222
7.2.8	Double Data-Rate DRAM (DDR DRAM)	222
7.2.9	Synchronous Link DRAM (SLDRAM)	222
7.2.10	Rambus DRAM (RDRAM)	223
7.2.11	Direct Rambus DRAM (DRDRAM)	224
7.2.12	Video RAM (VRAM)	224
7.2.13	Embedded DRAM (EmDRAM)	225
7.3	Basics of DRAM	226
7.3.1	Basic architecture	226
7.3.2	Read and Write Operation	227
7.4	Self-Refresh Circuit	228
7.4.1	General mechanism	228
7.4.2	Reference Signal Generator (RSG)	229
7.4.3	Test memory cell	230
7.4.4	The nMOS differential amplifier	231
7.4.5	CMOS differential-to-digital converter	232
7.5	Half-Voltage Generator (HVG)	233
7.5.1	Conventional half-voltage generator	233
7.5.2	Speed-enhanced half- V_{DD} generator	234
7.5.3	Dynamic half-voltage generator (Dynamic HVG)	235
7.6	Back-Bias Generator (BBG)	236
7.6.1	Conventional charge pump circuit	236
7.6.2	Low-voltage back-bias generator using hybrid pumping scheme	237
7.6.3	Two-phase back-bias generator	238
7.7	Boosted-Voltage Generator (BVG)	240
7.7.1	Conventional BVG	241
7.7.2	Two-phase boosted-voltage generator	243
7.8	Reference-Voltage Generator (RVG)	244
7.8.1	Conventional RVG	244
7.8.2	Low-power dynamic RVG	246
7.8.3	RVG using pure enhancement-mode transistors	247
7.9	Voltage-Down Converter (VDC)	249
7.9.1	The on-chip differential amplifier-based VDC	249
7.9.2	Voltage follower	250
7.9.3	Complete VDC circuit	252
7.10	Future Trend and Development of DRAM	253
7.11	Conclusions	254
Chapter 8. Large Low-Power VLSI System Design and Applications		257
8.1	Behavioral Level Transforms	258
8.2	Algorithm and Architecture Level Transforms for Low Power	258
8.2.1	Differential coefficients for FIR filters	258
8.2.2	Algorithm using first-order differences	259
8.2.3	Algorithm using generalized m th order differences	261
8.2.4	Negative differences	262
8.2.5	Sorted recursive differences	262
8.2.6	Shared multiplier based vector scaling operation	263
8.2.7	Architecture-driven voltage scaling	265

8.2.8	Power optimization using operation reduction	267
8.2.9	Power optimization using operation substitution	268
8.2.10	Precomputation-based optimization for low power	269
8.3	Multiple and Dynamic Supply Design	273
8.3.1	Multiple supply voltage design	273
8.3.2	Dynamic supply voltage design	275
8.3.3	Choice of supply voltages	277
8.3.4	Rate of change of supply voltages	277
8.3.5	Power-supply network	277
8.3.6	Varying the clock speed	278
8.3.7	Varying the V_{DD} of RAM structures	278
8.3.8	Level conversion on the path from V_{DD}^L to V_{DD}^H	280
8.4	Gated Clocking	280
8.5	Conclusions	282

Index	283
-------	-----