## **Contents**

Preface	vii
Part I Hardware Modelling using Petri Nets	
1 d imput/matrum controllers Problems with distributing the si	
Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour Ralf Wollowski and Jochen Beister	3
2 to be rescused in parallel or interestable of one another.	
Complementing Role Models with Petri Nets in Studying Asynchronous Data Communications	33
Fei Xia and Ian Clark	
3 Americal Manager processes and a processes and a state of the state	
Petri Net Representations of Computational and Communication Operators	51
David H. Schaefer and James H. Sosa	
Part II Model Analysis and Verification for Asynchronous Design	
4	
Properties of Change Diagrams	77
Uwe Schwiegelshohn and Lothar Thiele	
5 and all the proof of the property of the proof of the p	
LTrL-based Model Checking for a Restricted Class of Signal Transition Graphs	93
R. Meyer and P.S. Thiagarajan	
A Polynomial Algorithm to Compute the Concurrency Relation of a Regular STG  Andrei Kovalyov	107

Part III Theory and Practice of Petri Net Based Synthesis	
7 Synthesis of Synchronous Digital Systems Specified by Petri Nets Norian Marranghello, Jaroslaw Mirkowski and Krzysztof Bilinski	129
8 Deriving Signal Transition Graphs from Behavioral Verilog HDL Ivan Blunno and Luciano Lavagno	151
9 The Design of the Control Circuits for an Asynchronous Instruction Prefetch Unit Using Signal Transition Graphs Suck-Heui Chung and Steve Furber	171
Part IV Hardware Design Methods and Tools	
10 Electronic System Design Automation Using High Level Petri Nets Patrik Rokyta, Wolfgang Fengler and Thorsten Hummel	193
11 An Evolutionary Approach to the Use of Petri Net based Models Ricardo J. Machado, João M. Fernandes, António J. Esteves and Henri Santos	205 ique D.
12 Modelling and Implementation of Petri Nets Using VHDL Dave Prothero	223
Part V Architecture Modelling and Performance Analysis	
Performance Analysis of Asynchronous Circuits and Systems using Stochastic Timed Petri Nets  Aiguo Xie and Peter A. Beerel	239
14 Performance Analysis of Dataflow Architectures Using Timed Coloured Petri Nets B.R.T.M. Witlox, P. van der Wolf, E.H.L. Aarts and W.M.P. van der	269 Aalst
Modeling a Memory Subsystem with Petri Nets: a Case Study  Matthias Gries	291
Performance Modeling of Multithreaded Distributed Memory Architectures Wlodek M. Zuberek	311