Table of Contents

Power-Aware Microarchitectural/Circuit Techniques

System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors 1
F. Gruian (Lund University)

Ramp Up/Down Functional Unit to Reduce Step Power 13
Z. Tang (University of Wisconsin), N. Chang, S. Lin, W. Xie, S. Nakagawa (HP Labs), and L. He (University of Wisconsin)

An Adaptive Issue Queue for Reduced Power at High Performance 25
A. Buyuktosunoglu (University of Rochester), S. Schuster (IBM Watson), D. Brooks (Princeton University/IBM Watson), P. Bose, P. Cook (IBM Watson), and D. Albonesi (University of Rochester)

Application/Compiler Optimizations

Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform 40
P. Marchal, C. Wong (IMEC/K.U. Leuven-ESAT), A. Prayati (University of Patras), N. Cossement (K.U. Leuven-ESAT), F. Catthoor (IMEC/K.U. Leuven-ESAT), R. Lauwereins (K.U. Leuven-ESAT), D. Verkest (IMEC), and H. De Man (IMEC/K.U. Leuven-ESAT)

Exploiting Content Variation and Perception in Power-Aware 3D Graphics Rendering 51
J. Euh and W. Burleson (University of Massachusetts)

Compiler-Directed Dynamic Frequency and Voltage Scheduling 65
C.-H. Hsu, U. Kremer, and M. Hsiao (Rutgers University)

Exploiting IPC/Memory Slack

Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power 82
S. Kaxiras (Lucent Technologies), Z. Hu (Princeton University), G. Narlikar, and R. McLellan (Lucent Technologies)

Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors 97
R. Maro (Brown University/Politecnico di Torino), Y. Bai, and R.I. Bahar (Brown University)

Power/Performance Models and Tools

TEM^{2}P^{2}EST: A Thermal Enabled Multi-model Power/Performance ESTimator 112
A. Dhodapkar (University of Wisconsin), C.H. Lim (Intel/Portland State University), G. Cai (Intel), and W.R. Daasch (Portland State University)

Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor 126
D. Brooks (Princeton University), M. Martonosi (Princeton University), J.-D. Wellman, and P. Bose (IBM Watson)

A Comparison of Two Architectural Power Models 137
S. Ghiasi and D. Grunwald (University of Colorado)

Author Index 153