

Table of Contents

Microarchitecture- and Circuit-Level Techniques

An Optimized Front-End Physical Register File with Banking and Writeback Filtering <i>Miquel Pericàs, Ruben Gonzalez, Adrian Cristal, Alex Veidenbaum, Mateo Valero</i>	1
Reducing Delay and Power Consumption of the Wakeup Logic Through Instruction Packing and Tag Memoization <i>Joseph Sharkey, Dmitry Ponomarev, Kanad Ghose, Oguz Ergin</i>	15
Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors <i>Sumeet Kumar, Prateek Pujara, Aneesh Aggarwal</i>	30
Low-Overhead Core Swapping for Thermal Management <i>Eren Kursun, Glenn Reinman, Suleyman Sair, Anahita Shayesteh, Tim Sherwood</i>	46

Power-Aware Memory and Interconnect Systems

Software-Hardware Cooperative Power Management for Main Memory <i>H. Huang, K.G. Shin, C. Lefurgy, K. Rajamani, T. Keller, E. Hensbergen, F. Rawson</i>	61
Energy-Aware Data Prefetching for General-Purpose Programs <i>Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Krishna, Csaba Andras Moritz</i>	78
Bus Power Estimation and Power-Efficient Bus Arbitration for System-on-a-Chip Embedded Systems <i>Ke Ning, David Kaeli</i>	95
Context-Independent Codes for Off-Chip Interconnects <i>Kartik Mohanram, Scott Rixner</i>	107

Frequency-/Voltage-Scaling Techniques

Dynamic Processor Throttling for Power Efficient Computations <i>Masaaki Kondo, Hiroshi Nakamura</i>	120
---	-----

Effective Dynamic Voltage Scaling Through CPU-Boundedness
Detection
 Chung-Hsing Hsu, Wu-Chun Feng 135

Safe Overprovisioning: Using Power Limits to Increase Aggregate
Throughput
 Mark E. Femal, Vincent W. Freeh 150

Power Consumption Breakdown on a Modern Laptop
 Aqeel Mahesri, Vibhore Vardhan 165

Author Index 181