

Contents

CHAPTER 1

Perspective	1
1.1 Digital Electronics	1
1.2 Integrated Circuits	2

CHAPTER 2

Number Systems	4
2.1 Representations of Numbers	4
2.2 The Binary Number System	7
Binary-to-Decimal Conversion	7
Decimal-to-Binary Conversion	8
2.3 The Octal and Hexadecimal Number Systems	9
2.4 Number Base Conversion	10
Number Base Conversion of Integers	10
Number Base Conversion of Fractions	11
Number Base Conversion of Mixed Numbers	12
Number Base Conversion Between Numbers in any Bases	12
2.5 Negative Numbers	14
Sign-and-Magnitude Representation	14
1's-Complement Representation	16
2's-Complement Representation	17
Radix-Complements and Diminished Radix-Complements	20
2.6 8-4-2-1 Binary Coded Decimal (BCD) Numbers	20
2.7 Floating Point Representation and Arithmetic	21
Floating Point Representation	21
Floating Point Arithmetic	24
Problems	25
	xi

CHAPTER 3**Switching Functions**

3.1	Switching Algebra	27
	Postulates	29
	Theorems	30
	Simplification by Use of Theorems	32
3.2	Venn Diagrams and Truth Tables	32
	NOT	33
	AND	33
	OR	34
3.3	Enumeration of Switching Functions	36
3.4	Analysis and Synthesis of Switching Networks	37
3.5	Standard Forms	40
3.6	Karnaugh Maps and Simplification of Functions	45
	Simplification	48
	Simplification of 5-Variable Functions	50
	Simplification of 6-Variable Functions	51
	Incompletely Specified Functions	51
	Problems	53

CHAPTER 4**Combinational Logic**

		56
4.1	Logic Functions of Two Variables	56
4.2	Active-High and Active-Low Logic	57
4.3	Combinational Logic Using AND-OR Gates	60
	2-Stage AND-OR Circuits	60
	3-Stage AND-OR Circuits	60
	*3-Stage AND-OR Circuits Using Karnaugh Maps	62
*4.4	Multiple Output Combinational Logic	64
4.5	Combinational Logic Using NAND Gates	66
	2-Stage NAND Circuits	66
	3-Stage NAND Circuits	68
4.6	Combinational Logic Using NOR Gates	70
	2-Stage NOR Circuits	70
	3-Stage NOR Circuits	70
4.7	AND-OR-INVERT (AOI) Gates	73
4.8	Combinational Logic Using Multiplexers	75
4.9	Miscellaneous Logic Functions and Their Realizations	82
	EXCLUSIVE-OR Function	82

EQUALITY Function	83
Problems	86

CHAPTER 5

Logic Gates	91
5.1 Diode Gates	91
5.2 Diode-Transistor Logic (DTL)	96
Wired-OR DTL Circuits	100
5.3 Transistor-Transistor Logic (TTL)	104
AND-OR-INVERT Gates	107
3-State TTL Circuits	107
Schottky Diode Clamped TTL	111
5.4 Emitter-Coupled Logic (ECL)	113
5.5 Complementary MOS (CMOS) Logic	115
CMOS Transmission Gates	117
Buffered CMOS Logic Circuits	121
5.6 Tolerances, Noise Margins, Loading Rules	122
5.7 Interfacing Logic Families	124
Problems	125

CHAPTER 6

Latches and Flip-Flops	129
6.1 R-S Storage Latches	129
6.2 Clocked R-S Latches	135
6.3 Clocked D Latches	137
6.4 Master-Slave R-S and D Flip-Flops	138
6.5 Master-Slave J-K, T, and $T = 1$ Flip-Flops	140
6.6 Master-Slave Flip-Flops in SSI and MSI	142
6.7 Edge-Triggered Flip-Flops	146
6.8 Master-Slave Flip-Flops With Data Lockout	148
6.9 Summary of Flip-Flop Characteristics	148
Problems	153

CHAPTER 7

Sequential Circuits	157
7.1 State Tables and Transition Diagrams	157
7.2 Design of Digital Systems	162
Realization by D Flip-Flop	162
Realization by R-S Flip-Flop	165

	State Assignment	165
	Incompletely Specified Systems	166
7.3	Equivalence and Simplification	168
7.4	Shift Registers	174
7.5	Counters	180
	Decoding	188
	Shift-Register Counters	188
	Ripple Counters	191
	Programmable Counters	192
	Problems	193

CHAPTER 8

	Arithmetic Circuits	196
8.1	Digital Comparators	196
	$A = B$ for n -bit Numbers	198
	$A > B$ for n -bit Numbers	198
	Hybrid Comparators	203
	Sequential Comparators	208
8.2	Adders	209
	Ripple Adders	212
	Two-Stage Adders	212
	Look-Ahead Carry Circuits	215
	Hybrid Adders	217
	Multi-Level Look-Ahead Carry Circuits	219
	Sequential Adders	220
	BCD Adders	220
8.3	Subtractors	223
	Sign-and-Magnitude Subtractors	223
	2's-Complement Subtractors	225
8.4	Multipliers	226
	Switching-Circuit Multipliers	227
	Sequential Multipliers	229
	Problems	231

CHAPTER 9

	Coding, Code Conversion, and Error Detection and Correction	233
9.1	Application of Codes	233
9.2	Binary-Coded-Decimal (BCD) Codes	234
	8-4-2-1 BCD Code	234

The Excess-3 Code	236
4-2-2-1 BCD Codes	236
9.3 Unit-Distance Codes	237
9.4 Codes for Error Detection	239
Odd and Even Parity Error Check	240
Other Error Detecting Codes	242
9.5 Codes for Error Correction	243
Block Parity Codes	243
Distance-3 Codes	244
Hamming Code Transmitter and Receiver	247
9.6 Code Converters	248
Binary-to-Gray Code Converters	251
Gray-to-Binary Code Converters	253
Serial Gray to Natural Binary Code Converters	253
9.7 Natural-Binary-to-BCD Converters	253
Serial Code Converters Using Counters	254
One Clock-Period per Bit Serial Converters	255
Combinational Binary-to-BCD Converters	261
9.8 BCD-to-Natural-Binary Converters	263
Serial Code Converters Using Counters	264
One Clock-Period per Bit BCD-to-Binary Converters	264
Combinational BCD-to-Binary Converter I	265
Combinational BCD-to-Binary Converter II	268
9.9 Read-Only Memories for Code Conversion	271
9.10 Decoders	272
BCD-to-Decimal Decoder	275
4-Line-to-16-Line Decoder	275
BCD-to-7-Segment Decoder	276
Problems	277

CHAPTER 10

Digital-to-Analog and Analog-to-Digital Converters	281
10.1 Digital-to-Analog Converters (DAC's):	
General Considerations	281
10.2 Binary Weighted Resistance Digital-to-Analog Converter	283
10.3 Operational Amplifiers	285
10.4 Digital-to-Analog Converter Using a Ladder Network	288
10.5 Other DAC Types	290
BCD DAC's	290

Multiplying DAC	292
Bipolar DAC	292
10.6 Sources of Error in Digital-to-Analog Conversion	293
10.7 Analog-to-Digital Converters (ADC's):	
General Considerations	293
Error Sources	293
Conversion Word Rate	294
Analog Voltage Comparators	295
10.8 Analog-to-Digital Converter Types	295
Counter Ramp ADC	295
Tracking ADC	298
Successive Approximation ADC	298
Double Ramp ADC	301
Flash ADC	302
10.9 Sample-and-Hold Circuits	305
Problems	305

CHAPTER 11

LSI and VLSI	307
11.1 Fully Static MOS Logic	308
11.2 Dynamic MOS Logic	310
11.3 Dynamic MOS Shift Registers	312
11.4 Static MOS Logic	314
11.5 Random-Access Memories (RAM's)	315
Dynamic MOS RAM's	316
Fully Static MOS RAM's	316
Bipolar RAM's	317
RAM IC Organization	318
Memory Systems	321
11.6 Read-Only Memories (ROM's)	322
ROM Cells	322
ROM IC Organization	324
Programmable ROM's (PROM's)	324
Reprogrammable ROM's, EPROM's, and EAROM's	324
ROM Applications and Availability	325
11.7 Programmable Logic Arrays (PLA's)	325
11.8 Associative Memories	327
11.9 Gate Arrays	331
Problems	332

CHAPTER 12**Practical Considerations****334**

12.1 Interconnections

334

12.2 Transmission Lines

335

Characteristics

335

Propagation and Reflection

337

The Graphical Method

337

12.3 Noise

343

Capacitive Coupling

343

Series Noise Voltages

345

12.4 Schmitt Trigger Circuits

348

12.5 Single-Shots

351

Problems

355

Answers to Selected Problems**358****Index****363**