

Contents

Preface	ix
1	
FPGA Neurocomputers	1
<i>Amos R. Omondi, Jagath C. Rajapakse and Mariusz Bajger</i>	
1.1. Introduction	1
1.2. Review of neural-network basics	3
1.3. ASIC vs. FPGA neurocomputers	9
1.4. Parallelism in neural networks	12
1.5. Xilinx Virtex-4 FPGA	13
1.6. Arithmetic	15
1.7. Activation-function implementation: unipolar sigmoid	21
1.8. Performance evaluation	32
1.9. Conclusions	34
References	34
2	
Arithmetic precision for implementing BP networks on FPGA: A case study	37
<i>Medhat Moussa and Shawki Areibi and Kristian Nichols</i>	
2.1. Introduction	37
2.2. Background	39
2.3. Architecture design and implementation	43
2.4. Experiments using logical-XOR problem	48
2.5. Results and discussion	50
2.6. Conclusions	55
References	56
3	
FPNA: Concepts and properties	63
<i>Bernard Girau</i>	
3.1. Introduction	63
3.2. Choosing FPGAs	65
3.3. FPNAs, FPNs	71
3.4. Correctness	86
3.5. Underparameterized convolutions by FPNs	88
3.6. Conclusions	96
References	97

4		
	FPNA: Applications and implementations	103
	<i>Bernard Girau</i>	
4.1.	Summary of Chapter 3	104
4.2.	Towards simplified architectures: symmetric boolean functions by FPNAs	105
4.3.	Benchmark applications	109
4.4.	Other applications	113
4.5.	General FPGA implementation	116
4.6.	Synchronous FPNs	120
4.7.	Implementations of synchronous FPNs	124
4.8.	Implementation performances	130
4.9.	Conclusions	133
	References	134
5		
	Back-Propagation Algorithm Achieving 5 GOPS on the Virtex-E	137
	<i>Kolin Paul and Sanjay Rajopadhye</i>	
5.1.	Introduction	138
5.2.	Problem specification	139
5.3.	Systolic implementation of matrix-vector multiply	141
5.4.	Pipelined back-propagation architecture	142
5.5.	Implementation	144
5.6.	MMALPHA design environment	147
5.7.	Architecture derivation	149
5.8.	Hardware generation	155
5.9.	Performance evaluation	157
5.10.	Related work	159
5.11.	Conclusion	160
	Appendix	161
	References	163
6		
	FPGA Implementation of Very Large Associative Memories	167
	<i>Dan Hammerstrom, Changjian Gao, Shaojuan Zhu, Mike Butts</i>	
6.1.	Introduction	167
6.2.	Associative memory	168
6.3.	PC Performance Evaluation	179
6.4.	FPGA Implementation	184
6.5.	Performance comparisons	190
6.6.	Summary and conclusions	192
	References	193
7		
	FPGA Implementations of Neocognitrons	197
	<i>Alessandro Noriaki Ide and José Hiroki Saito</i>	
7.1.	Introduction	197
7.2.	Neocognitron	198
7.3.	Alternative neocognitron	201
7.4.	Reconfigurable computer	205
7.5.	Reconfigurable orthogonal memory multiprocessor	206

		vii
	7.6. Alternative neocognitron hardware implementation	209
	7.7. Performance analysis	215
	7.8. Applications	218
	7.9. Conclusions	221
	References	222
8		
	Self Organizing Feature Map for Color Quantization on FPGA	225
	<i>Chip-Hong Chang, Menon Shibu and Rui Xiao</i>	
8.1.	Introduction	225
8.2.	Algorithmic adjustment	228
8.3.	Architecture	231
8.4.	Implementation	235
8.5.	Experimental results	239
8.6.	Conclusions	242
	References	242
9		
	Implementation of Self-Organizing Feature Maps in Reconfigurable Hardware	247
	<i>Mario Porrmann, Ulf Witkowski, and Ulrich Rückert</i>	
9.1.	Introduction	247
9.2.	Using reconfigurable hardware for neural networks	248
9.3.	The dynamically reconfigurable rapid prototyping system RAPTOR2000	250
9.4.	Implementing self-organizing feature maps on RAPTOR2000	252
9.5.	Conclusions	267
	References	267
10		
	FPGA Implementation of a Fully and Partially Connected MLP	271
	<i>Antonio Canas, Eva M. Ortigosa, Eduardo Ros and Pilar M. Ortigosa</i>	
10.1.	Introduction	271
10.2.	MLP/XMLP and speech recognition	273
10.3.	Activation functions and discretization problem	276
10.4.	Hardware implementations of MLP	284
10.5.	Hardware implementations of XMLP	291
10.6.	Conclusions	293
	Acknowledgments	294
	References	295
11		
	FPGA Implementation of Non-Linear Predictors	297
	<i>Rafael Gadea-Girones and Agustn Ramirez-Agundis</i>	
11.1.	Introduction	298
11.2.	Pipeline and back-propagation algorithm	299
11.3.	Synthesis and FPGAs	304
11.4.	Implementation on FPGA	313
11.5.	Conclusions	319
	References	321

12

The REMAP reconfigurable architecture: a retrospective	325
<i>Lars Bengtsson, Arne Linde, Tomas Nordstrøm, Bertil Svensson, and Mikael Taveniku</i>	
12.1. Introduction	326
12.2. Target Application Area	327
12.3. REMAP- β – design and implementation	335
12.4. Neural networks mapped on REMAP- β	346
12.5. REMAP- γ architecture	353
12.6. Discussion	354
12.7. Conclusions	357
Acknowledgments	357
References	357