

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 5 |
| 2 | State of the Art | 7 |
| 2.1 | Lifting Scheme | 8 |
| 2.2 | 2-D Decomposition | 9 |
| 2.3 | Computation Schedules | 10 |
| 3 | Lifting Cores | 13 |
| 3.1 | Treatment of Signal Boundaries | 14 |
| 3.2 | Multi-Dimensional Cores | 15 |
| 3.3 | 2-D Core Reorganization | 16 |
| 3.4 | Parallel 2-D Cores | 18 |
| 4 | Evaluation | 21 |
| 4.1 | General-Purpose Processors | 22 |
| 4.2 | Graphics Processing Units | 24 |
| 4.3 | Field-Programmable Gate Arrays | 24 |
| 5 | Conclusions | 26 |