

---

# Contents

<b>1</b>	<b>Introduction</b> .....	<b>1</b>
1.1	Formal Analysis and Verification .....	2
1.2	Challenges in Formal Verification .....	5
1.3	Goal of the Work .....	6
1.4	Structure of the Work .....	7
<b>2</b>	<b>Background</b> .....	<b>9</b>
2.1	Hardware Design .....	9
2.1.1	Hardware Design in RTL .....	11
2.1.2	Syntax and Semantics of VHDL .....	11
2.1.3	Synthesisable Hardware .....	16
2.1.4	Transparent and Synchronous Mode .....	17
2.2	Model Checking Hardware Designs .....	17
2.2.1	Modelling Signal Propagation .....	18
2.2.2	Modelling Environment .....	20
<b>3</b>	<b>Verifying Hardware Designs with Multiple Clocks</b> .....	<b>23</b>
3.1	Related Work .....	23
3.2	Problems in Circuits with Multiple Clocks .....	24
3.2.1	Transient Behaviour .....	24
3.2.2	Clock Domain Crossing .....	25
3.3	Modelling Asynchronous Behaviour .....	28
3.3.1	The Basic Idea .....	29
3.3.2	Definitions .....	29
3.4	Extending All Critical Input Ports .....	31
3.4.1	A Delayed Input .....	32
3.4.2	A Justification of the Construction .....	41
3.5	Extending Critical Paths .....	43
3.5.1	A Destabilizer .....	43
3.5.2	A Justification of the Construction .....	47
3.6	Modelling with One-step Destabilizers .....	48

3.6.1	A One-step Destabilizer .....	49
3.6.2	A Justification of the Construction .....	51
3.7	Delaying the Clock Domain Output .....	54
3.7.1	A Justification of the Construction .....	57
3.8	Algorithms of Finding Critical Ports .....	58
3.9	A Comparison of Modelling Methods .....	61
3.9.1	A Methodology of Formal Verification of Asynchronous Systems .....	64
<b>4</b>	<b>Verifying Parametrized Hardware Designs via Counter Automata</b> ...	<b>65</b>
4.1	Related Work .....	66
4.2	Counter Automata .....	66
4.3	Preprocessing Hardware for Translation to Counter Automata .....	67
4.3.1	The Considered Features of VHDL .....	68
4.3.2	Simplifying VHDL Code .....	73
4.3.3	A Normalization of Conditional Assignment Statements ...	77
4.3.4	Handling VHDL Integer Variables in Counter Automata ...	79
4.4	An Intermediate Behavioural Model .....	81
4.4.1	A Definition of the Intermediate Behavioural Model .....	82
4.4.2	Extracting Behavioural Rules from the Source Code .....	83
4.4.3	Adjustments of Behavioural Rules .....	84
4.5	Generating Counter Automata .....	86
4.5.1	Counters, Control Locations, and Initialization .....	87
4.5.2	The Transition Relation .....	88
4.6	Experiments .....	90
4.7	Summary of the Translation .....	91
<b>5</b>	<b>Conclusion and Future Research</b> .....	<b>93</b>
5.1	Verifying Clock Domain Crossings .....	93
5.1.1	Future Directions in Verifying CDC .....	94
5.2	Verifying Parametrized Systems .....	94
5.2.1	Future Research of Parametrized Systems .....	95
	<b>References</b> .....	<b>97</b>
	<b>An Example of the Implementation of the Destabilizer</b> .....	<b>105</b>
	<b>Simple Handshake Synchronization Protocol</b> .....	<b>109</b>
	<b>Examples of Abstractions of Bit-wise Operations in VHDL</b> .....	<b>113</b>