

Preface

2 Boolean Algebra and Logic Gates

2.1	Introduction	58
2.2	Basic Definitions	58
2.3	Axiomatic Definition of Boolean Algebra	59
2.4	Basic Theorems and Properties of Boolean Algebra	63
2.5	Boolean Functions	66
2.6	Canonical and Standard Forms	72
2.7	Other Logic Operations	81
2.8	Digital Logic Gates	83
2.9	Integrated Circuits	89

Gate-Level Minimization 98

1	Introduction	99
2	The Map Method	99
3	Four-Variable K-Map	106
4	Product-of-Sums Simplification	111
5	Don't-Care Conditions	115
6	NAND and NOR Implementation	118
7	Other Two-Level Implementations	126
8	Exclusive-OR Function	131
9	Hardware Description Languages (HDLs)	137
10	Truth Tables in HDLs	154

Combinational Logic 163

1	Introduction	164
2	Combinational Circuits	164
3	Analysis of Combinational Circuits	165
4	Design Procedure	169
5	Binary Adder–Subtractor	172
6	Decimal Adder	184
7	Binary Multiplier	186
8	Magnitude Comparator	188
9	Decoders	191
10	Encoders	195
11	Multiplexers	198
12	HDL Models of Combinational Circuits	205
13	Behavioral Modeling	231
14	Writing a Simple Testbench	239
15	Logic Simulation	245

Synchronous Sequential Logic 261

1	Introduction	262
2	Sequential Circuits	262
3	Storage Elements: Latches	264
4	Storage Elements: Flip-Flops	269
5	Analysis of Clocked Sequential Circuits	277
6	Synthesizable HDL Models of Sequential Circuits	291
7	State Reduction and Assignment	316
8	Design Procedure	321

Registers and Counters 342

1	Registers	342
2	Shift Registers	346

6.3	Ripple Counters	354
6.4	Synchronous Counters	359
6.5	Other Counters	367
6.6	HDL Models of Registers and Counters	372

7 Memory and Programmable Logic 393

7.1	Introduction	394
7.2	Random-Access Memory	395
7.3	Memory Decoding	402
7.4	Error Detection and Correction	407
7.5	Read-Only Memory	410
7.6	Programmable Logic Array	416
7.7	Programmable Array Logic	420
7.8	Sequential Programmable Devices	424

8 Design at the Register Transfer Level 445

8.1	Introduction	446
8.2	Register Transfer Level (RTL) Notation	446
8.3	RTL Descriptions	448
8.4	Algorithmic State Machines (ASMs)	466
8.5	Design Example (ASMD CHART)	475
8.6	HDL Description of Design Example	485
8.7	Sequential Binary Multiplier	503
8.8	Control Logic	508
8.9	HDL Description of Binary Multiplier	514
8.10	Design with Multiplexers	529
8.11	Race-Free Design (Software Race Conditions)	545
8.12	Latch-Free Design (Why Waste Silicon?)	548
8.13	SystemVerilog—An Introduction	549

9 Laboratory Experiments with Standard ICs and FPGAs 571

9.1	Introduction to Experiments	571
9.2	Experiment 1: Binary and Decimal Numbers	576
9.3	Experiment 2: Digital Logic Gates	579
9.4	Experiment 3: Simplification of Boolean Functions	581
9.5	Experiment 4: Combinational Circuits	583
9.6	Experiment 5: Code Converters	584
9.7	Experiment 6: Design with Multiplexers	586
9.8	Experiment 7: Adders and Subtractors	588
9.9	Experiment 8: Flip-Flops	591
9.10	Experiment 9: Sequential Circuits	593
9.11	Experiment 10: Counters	595

8 Contents

9.12	Experiment 11: Shift Registers	596
9.13	Experiment 12: Serial Addition	600
9.14	Experiment 13: Memory Unit	601
9.15	Experiment 14: Lamp Handball	603
9.16	Experiment 15: Clock-Pulse Generator	607
9.17	Experiment 16: Parallel Adder and Accumulator	609
9.18	Experiment 17: Binary Multiplier	611
9.19	HDL Simulation Experiments and Rapid Prototyping with FPGAs	615

10 Standard Graphic Symbols 621

10.1	Rectangular-Shape Symbols	621
10.2	Qualifying Symbols	624
10.3	Dependency Notation	626
10.4	Symbols for Combinational Elements	628
10.5	Symbols for Flip-Flops	630
10.6	Symbols for Registers	632
10.7	Symbols for Counters	635
10.8	Symbol for RAM	637

Appendix 640

Answers to Selected Problems 654

Index 699