

# Contents

---

<b>Preface</b>	<b>ix</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Modern digital design	1
1.2 CMOS technology	5
1.3 Programmable logic	10
1.4 Electrical properties	14
Summary	18
Further reading	18
Exercises	18
<b>2 Combinational logic design</b>	<b>19</b>
2.1 Boolean algebra	19
2.2 Logic gates	22
2.3 Combinational logic design	22
2.4 Timing	30
2.5 Number codes	32
Summary	36
Further reading	36
Exercises	36
<b>3 Combinational logic using VHDL gate models</b>	<b>38</b>
3.1 Entities and architectures	38
3.2 Identifiers, spaces and comments	40
3.3 Netlists	41
3.4 Signal assignments	44
3.5 Generics	45



3.6	Constant and open ports	47
3.7	Testbenches	48
3.8	Configurations	48
	Summary	51
	Further reading	51
	Exercises	51
<b>4</b>	<b>Combinational building blocks</b>	<b>53</b>
4.1	Three-state buffers	53
4.2	Decoders	58
4.3	Multiplexers	64
4.4	Priority encoder	66
4.5	Adders	69
4.6	Parity checker	72
4.7	Testbenches for combinational blocks	75
	Summary	78
	Further reading	78
	Exercises	78
<b>5</b>	<b>Synchronous sequential design</b>	<b>80</b>
5.1	Synchronous sequential systems	80
5.2	Models of synchronous sequential systems	81
5.3	Algorithmic state machines	85
5.4	Synthesis from ASM charts	89
5.5	State machines in VHDL	99
5.6	VHDL testbenches for state machines	109
	Summary	111
	Further reading	112
	Exercises	112
<b>6</b>	<b>VHDL models of sequential logic blocks</b>	<b>115</b>
6.1	Latches	115
6.2	Flip-flops	119
6.3	JK and T flip-flops	128
6.4	Registers and shift registers	132
6.5	Counters	135
6.6	Memory	143
6.7	Sequential multiplier	147
6.8	Testbenches for sequential building blocks	150
	Summary	153
	Further reading	154
	Exercises	154
<b>7</b>	<b>Complex sequential systems</b>	<b>156</b>
7.1	Linked state machines	156
7.2	Datapath/controller partitioning	160

7.3	Instructions	162
7.4	A simple microprocessor	163
7.5	VHDL model of a simple microprocessor	167
	Summary	176
	Further reading	177
	Exercises	177
<b>8</b>	<b>VHDL simulation</b>	<b>178</b>
8.1	Event-driven simulation	178
8.2	Simulation of VHDL models	182
8.3	Simulation modelling issues	185
8.4	File operations	186
	Summary	188
	Further reading	188
	Exercises	188
<b>9</b>	<b>VHDL synthesis</b>	<b>190</b>
9.1	RTL synthesis	191
9.2	Constraints	203
9.3	Synthesis for FPGAs	206
9.4	Behavioural synthesis	209
9.5	Verifying synthesis results	216
	Summary	218
	Further reading	218
	Exercises	218
<b>10</b>	<b>Testing digital systems</b>	<b>221</b>
10.1	The need for testing	221
10.2	Fault models	222
10.3	Fault-oriented test pattern generation	224
10.4	Fault simulation	231
10.5	Fault simulation in VHDL	235
	Summary	244
	Further reading	245
	Exercises	245
<b>11</b>	<b>Design for testability</b>	<b>248</b>
11.1	<i>Ad hoc</i> testability improvements	249
11.2	Structured design for test	249
11.3	Built-in self-test	252
11.4	Boundary scan (IEEE 1149.1)	260
	Summary	268
	Further reading	268
	Exercises	268



<b>12 Asynchronous sequential design</b>	<b>271</b>
12.1 Asynchronous circuits	271
12.2 Analysis of asynchronous circuits	274
12.3 Design of asynchronous sequential circuits	278
12.4 Asynchronous state machines	286
12.5 Setup and hold times and metastability	290
Summary	297
Further reading	298
Exercises	298
<b>13 Interfacing with the analogue world</b>	<b>301</b>
13.1 Digital to analogue converters	302
13.2 Analogue to digital converters	303
13.3 VHDL-AMS	306
13.4 Phase-locked loops	315
13.5 VHDL-AMS simulators	319
Summary	321
Further reading	321
Exercises	321
<b>Appendix A VHDL standards</b>	<b>322</b>
<b>Appendix B Verilog</b>	<b>327</b>
<b>Appendix C Shared variable packages</b>	<b>333</b>
<b>Bibliography</b>	<b>339</b>
<b>Answers to selected exercises</b>	<b>341</b>
<b>Index</b>	<b>363</b>