## Contents

Pr	reface	IX
1	Introduction	1
	1.1 Modern digital design	1
	1.2 CMOS technology	5
	1.3 Programmable logic	10
	1.4 Electrical properties	14
	Summary	18
	Further reading	18
	Exercises	18
2	2 Combinational logic design	19
	2.1 Boolean algebra	19
	2.2 Logic gates	22
	2.3 Combinational logic design	22
	2.4 Timing	30
	2.5 Number codes	32
	Summary	36
	Further reading	36
	Exercises	36
3	Combinational logic using VHDL gate models	38
	3.1 Entities and architectures	38
	3.2 Identifiers, spaces and comments	40
	3.3 Netlists	41
	3.4 Signal assignments	44
	3.5 Generics	45

3	3.6 Constant and open ports	47	7.3 Instructions
3	3.7 Testbenches	48	7.4 A simple microprocessor
3	8.8 Configurations	48	7.5 VHDL model of a simple microprocessor 16
S	ummary	51	Summary 17
F	urther reading	51	Further reading
E	xercises	51	Exercises 17
4 (	Combinational building blocks	53	O MIDI simulation
4	.1 Three-state buffers	53	8 VHDL simulation
4	.2 Decoders	58	8.1 Event-driven simulation  8.2 Simulation of VHDL models
4	.3 Multiplexers	64	U.Z SITTUIGITOTT OF VITE THE GIO
4	.4 Priority encoder	66	0.5 Similardion mig issues
4	.5 Adders	69	1.1
4	.6 Parity checker	72	Juli III III I
4	.7 Testbenches for combinational blocks	75	1 di di ci i cading
S	ummary	78	Exercises
F	urther reading	78	
E	xercises	78	9 VHDL synthesis
			9.1 RTL synthesis
5 S	ynchronous sequential design	80	9.2 Constraints
5	.1 Synchronous sequential systems	80	9.3 Synthesis for FPGAs
5	.2 Models of synchronous sequential systems	81	9.4 Behavioural synthesis
5	.3 Algorithmic state machines	85	9.5 Verifying synthesis results
5	.4 Synthesis from ASM charts	89	Summary 2
5	.5 State machines in VHDL	99	Further reading
5.	.6 VHDL testbenches for state machines	109	Exercises 2
Sı	ummary	111	
Fu	urther reading	112	10 Testing digital systems
E	xercises	112	To resting argical systems
			10.1 The freed for testing
6 V	HDL models of sequential logic blocks	115	10.2 Tadic Illoacis
6.	.1 Latches	115	10.5 Tadit officiated test partern general
6.	2 Flip-flops	119	10.1 Tadic Sittata Cott
6.	3 JK and T flip-flops	128	10.5 Tadic Similaración in Tibe
6.	green since registers	132	Juliliary
6.	5 Counters	135	Further reading
6.	6 Memory	143	Exercises
6.	The state of the s	147	
	8 Testbenches for sequential building blocks	150	11 Design for testability
	ımmary	153	11.1 Ad hoc testability improvements
	urther reading	154	11.2 Structured design for test
Ex	cercises	154	11.3 Built-in self-test
7 0			11.4 Boundary scan (IEEE 1149.1)
	omplex sequential systems	156	Summary 2
7.	1 Linked state machines	156	Further reading 2
1.	2 Datapath/controller partitioning	160	Exercises 2

Contents vii

12 Asynchronous sequential design	271
12.1 Asynchronous circuits	271
12.2 Analysis of asynchronous circuits	274
12.3 Design of asynchronous sequential circuits	278
12.4 Asynchronous state machines	286
12.5 Setup and hold times and metastability	290
Summary	297
Further reading	298
Exercises	298
13 Interfacing with the analogue world	301
13.1 Digital to analogue converters	302
13.2 Analogue to digital converters	303
13.3 VHDL-AMS	306
13.4 Phase-locked loops	315
13.5 VHDL-AMS simulators	319
Summary	321
Further reading	321
Exercises	321
Appendix A VHDL standards	322
Appendix B Verilog	327
Appendix C Shared variable packages	333
Bibliography	339
Answers to selected exercises	341
Index	363